dynamic state 6 in modi ed accessibility analysis. Future work could also include developing techniques by which nets would be explicitly forced active to control body voltage variation. This could be viewed as analogous to DRAM refresh. More work would be required to determine the necessary frequency and nature of this pattern.
References 1] C. T. Chuang, P.-F. Lu, and C. J. shown in Figures 5(a) through 8(a). In each of these graphs, we show the dynamic node dynd, the dynamic gate output node outd, the V L noise being injected on the gate, and the body voltage of the FET receiving the V L noise. We have given this dynamic gate a \full-latch" keeper so that the failure of the case is immediately evident with the switching of this latch. Cases 1 and 3 show noise failures (as evidenced by the false switching of the latch), while cases 2 and 4 do not. Figure 5 (b) through 8(b) show the noise on node dyns computed by static noise analysis, which compares favorably with the peak noise on dynd in all four cases. (It should be noted that in the static analysis, the feedback path is broken and replaced by a tie.) In the static analysis, the body voltages of each FET are initialized by the tool with the maximum or minimum value as determined by modi ed accessibility analysis. The inputs noted as active in Table 2 (in addition to the clock) are considered as active nets in this analysis. In Case 1, a signi cant parasitic bipolar current is also present; as a result, the tool adjusts the arrival time of the noise on A to produce the maximum peak noise at dyns. Figures 5(c) through 8(c) show the sensitivity of the domino-gate inverter in the presence of the noise calculated on dyns. Failure (as determined by sensitivity exceeding one in magnitude) are correctly predicted for Cases 1 and 3.
The noise characteristics are most strongly a ected by the body voltages on FETs M1, M3, and M5. The actual (from dynamic simulation) and estimated maximum values (from the static noise analysis tool) for these body voltages are compared in Table 4 . In Case 1, transistor M13 charges the internal node between transistors M1 and M2 to V DD every precharge phase. This con guration would be common in bulk CMOS to mitigate charge-sharing noise but is potentially disastrous for SOI since it can allow the body of M1 to easily charge to a very high bias. Case 3 is similar, but the fact that net E is under steady switching means that both states 2 and 4 are accessible for FET M5. State 2 accessibility limits the maximum body voltage possible. In Case 2, transistor M14 discharges the internal node between transistors M3 and M4 every cycle. From the point of view of our modi ed accessibility analysis, this is equivalent to Case 4, in which both E and F are active. In both cases, our upper bound is about 300 mV too high. The main reason for this discrepancy is the neglect of state 6 which is exerting a downward pressure on the body voltage which is not considered in the modi ed accessibility analysis.
Despite the inherent conservatism of the bodyvoltage estimation techniques, the results (in the correct prediction of failures for this very typical example) show the promise of extending static noise analysis techniques to the problematic issues of PD-SOI circuits. We have described extensions to transistor-level static noise analysis to handle the unique issues of PD-SOI technology: oating-body-induced threshold voltage variations and parasitic bipolar leakage currents. In particular, we have developed a model for estimating the possible body voltage variation without simulation which takes into account modest knowledge of which nets have dependable, regular switching activitiyi.
More work is required to include the a ects of the must vary the arrival time of the input noise to maximize the output noise; that is, make sure that the noise introduced by parasitic bipolar leakage is superimposing maximally with the propagated noise. We also note that charge-sharing is not an important consideration in most cases in PD-SOI because of the heavily-reduced internal node capacitances. 4 Results
We have applied these enhancements to a prototype version of a commercial static noise analysis engine, already being applied to industrial designs in bulk CMOS. We focus our results on the small example shown in Figure 4 (a), where we can tractably validate our results with dynamic simulation. The example, however, illustrates all of the noise analysis issues unique to PD-SOI. We intend to compare our static noise analysis results with dynamic simulation of the same circuit. In the circuit of Figure 4 (a), we consider coupling noise that we introduce by the switching of an aggressor (G, H, or I) capacitively coupled to inputs A, C, and E after a long period of switching history, which we call the prelude. We consider three di erent preludes as shown in Table 2 . The clock period is 10nsec and the prelude is simulated for 100 sec (so that the body has reached steady state) before the noise is applied. For the purposes of the dynamic simulation, a net that is active during the prelude has a 0 ! 1 transition at the middle of the evaluate cycle, every other evaluate cycle. After the prelude, which is di erent depending on the case considered, the \noise condition" shown in Table 3 is applied, introducing V L coupling noise on node A for case 1, node B for case 2, and node C for cases 3 and 4. Very close to the same amount of coupling noise is introduced in each case.
The results of our dynamic circuit simulations are This modi ed accessibility analysis explicitly excludes the dynamic state 6 from A ma . The reason for this is that the time in state 6 that accompanies a switching event may be much shorter than the relaxation time for body discharge. One can, therefore, not be assured that the nFET (pFET) body voltage will be pulled up (down) to V forward 6 . This is very dependent on the magnitude of the on-state impact ionization current 10].
3
Static noise analysis References 12, 7] introduce the idea of transistorlevel static noise analysis as a key technology for verifying the functionality of large digital integrated circuits in the presence of noise. The approach involves decomposing the design into a collection of channelconnected components (CCCs), transistors that are connected together through their sources and drains. The maximum noise that is possible on each net is calculated as a time-domain waveshape. This worstcase noise considers all possible noise sources: leakage, charge-sharing noise, coupling though the interconnect, and power-supply noise. This is done with a careful choice of vectors on the driving CCCs, referred to as the sensitization, which produces this worst case noise. Noise can also propagate from CCC-input to CCC-output (propagated noise). Noise failures are determined by the noise stability, a type of AC noise margin analysis, of each CCC given the worst case noise appearing at its inputs. This involves calculating the transient sensitivity of the output noise with respect to the dc-level of the input noise. In this paper, we wish to consider only the special considerations associated with applying static noise analysis to PD-SOI circuits and refer the reader to Reference 7] for more details on static noise analysis generally.
There are two important considerations for static noise analysis for PD-SOI circuits. The rst is that all of the body voltages must be initialized as part of the CCC analysis used to calculate the noise on each node as well as the CCC analysis used to determine the noise stability of the gate. These body voltages are calculated using the modi ed accessibility analysis described in Section 2. The approach here is straightforward and depends on the noise type being calculated. Following Reference 10], we calculate two types of noise on each CCC output, V H noise, which is noise that pulls the output down from the supply level and V L noise, which is noise that pulls the output up from ground. When calculating V H noise on a CCC output (or when verifying noise stability in the case that V H noise is introduced at the output), all of the devices in the pull-down stack are initialized to maximize the device strength by minimizing threshold voltages (maximumbody voltages for nFETs and minimum body voltages for pFETs). This increases the strength of these devices in introducing noise. Similarly, all the devices in the pull-up paths are initialized to minimize device strengths by maximizing threshold voltages (maximum body voltages for pFETs and minimum body voltages for pFETs). This reduces the strength of these devices in maintaining the output at the logic high level. For V L noise, the situation is just the opposite. Devices in the pull-down path are weakened (minimum body voltages for nFETs and maximum body voltages for pFETs), while devices in the pull-up path are strengthened (maximum body voltages for nFETs and minimum body voltages for pFETs).
The second important consideration in the static noise analysis of PD-SOI circuits is that in calculating both propagated noise and in verifying noise stability, a parasitic bipolar leakage current may also be activated. Because of this, to achieve the worst-case, we 
Reference 10] shows how it is possible to re ne this estimate even further with stochastic techniques. These require more detailed knowledge of signal timing and probabilities, which are di cult to obtain and assure in the context of noise analysis. While accessibility analysis does not require detailed switching knowledge, it does require that there is enough switching activity that every accessible state is visited with a minimum frequency. At times, this, too, may be di cult to ensure. We, therefore, propose a modi ed accessibility analysis that we will apply in the context of static noise analysis. In this approach, signals in the design can be marked as active. This means that these particular signals are assured to switch with regular frequency. The clock net is one immediately obvious active net. We then use these active net tags to come up with a set of constraints that must be satis ed by a modi ed accessibility set of states A ma . The body voltage will then be determined by equations similar to those for accessibility analysis. A ma will be the accessibility set for the nFET (pFET) which satis es the contraints while ensuring the maximum (minimum) value of the body voltage. These constraints are derived from the following rules: If the gate of the FET is an active net, then there must be a state in A ma with the gate high and a state in A ma with the gate low.
If the source of the FET is connected to ground (supply) through a succession of transistors all of whose gates are active nets, then A ma must contain a state with the source low (high). If the drain of the FET is connected to ground (supply) through a succession of transistors all of whose gates are active nets, then A ma must contain a state with the drain low (high). Same-signal correlations must be considered and can result in stronger constraints. For example, if gate of the current FET is marked as an active net, but must be high for a path to ground from the source to be present through a path of active-gate FETs, then A ma must contain a state in which both the gate is high and the source is low. We demonstrate modi ed accessibility analysis with the example shown in Figure 3 . Nets C and B (marked with the arrows) are active nets. For transistor M1, therefore, there must be a state in A ma with the source and gate both high, with the gate low, and with the drain high. To nd A ma that satis es these Reference 10] uses this information to provide two modes of body voltage \estimation." In \full-uncertainty" analysis, we assume that we have no knowledge of the switching activity of the circuit. We must choose maximum and minimum possible values of the body voltage that cover all possible stimulus and history. We say that a state is accessible if the circuit topology allows the state to be visited. (For example, for the nFET of an inverter, those states with the source high would not be accessible, because the source of the nFET is tied to ground.) We let A represent the set of such accessible states. In this case, the minimum and maximum body voltages are given by: The body potential of a PD-SOI FET is determined by capacitive coupling of the body to the gate, source, and drain, by diode currents at the source-body and drain-body junctions including gate-induced drain leakage (GIDL) 11]], and by impact ionization currents produced by current ow through the device (sometimes referred to as the on-state impact ionization current). Moreover, it is convenient to distinguish \fast" and \slow" processes. Fast processes can change the body potential on time scales on the order of or less than the cycle time, while slow processes require time scales much longer than the cycle time (up to milliseconds) to a ect the body voltage. There are two fast mechanisms at work: switching transitions on the gate, source, or drain which are capacitively coupled to the body (which we call coupling displacements), and forward-bias diode currents across source-body and drain-body junctions with voltages exceeding the diode turn-on voltage (which we call body discharge). The slow processes involve charging or discharging the body through reverse-biased or very weakly forward-biased diode junctions and through impact ionization.
As a (usually) dynamic circuit node, the oating body has \memory." To model the switching history determining the body voltage of a particular device, we use the state diagram abstraction shown in Figure 1. (This diagram applies to the nFET. The state diagram of the pFET is the \dual" of this, in which the gate is high rather than low in states 3, 4, and 5; and low rather than high in states 1, 2, and 6.) The states denoted with solid circles represent \static" states, states in which the FET can be stable, in constrast with the \dynamic" states 6a and 6b, which are only present transiently during switching events. For example, state 1 corresponds to the case in which the gate is high and both the source and drain are low. Arrows indicate possible state transitions produced by switching events in the circuits containing these FETs. These switching events can represent transitions from the logic state at the end of the previous cycle to the logic state at the end of the current cycle or can represent hazards that occur transiently within a cycle. States 5a and 5b can usually be treated equivalently as state 5; similarly states 6a and 6b can usually be treated equivalently as state 6. If the device is allowed to remain in one state for a very long time, the body voltage in each state will achieve a dc value, denoted as s i . The dc voltages in states 1 and 3 (s 1 and s 3 ) are zero, while the dc voltages in stages 2 and 4 (s 2 and s 4 ) are given by the supply voltage. s 5 is determined by the steady-state balance between a weakly forward-biased junction drawing current from the body and a reverse-biased junction, leaking current to the body, enhanced by GIDL currents. Similarly, s 6 is determined by the steady-state balance between a weakly forward-biased junction drawing current from the body and charging current due to reverse leakage of the other diode junction and on-state impact ionization. These value of s i are shown for our example technology in Table 1 .
In the absence of body discharge, the coupling displacements that occur with each transition in Figure  1 are completely reversible on \fast" time scales; that is, if one begins in state 1 and traverses the state diagram, returning to state 1 on a time scale much faster than any of the \slow" leakage mechanisms, the body voltage on return will be the same as the initial body voltage, a simple result of charge conservation. Because of this, we can represent the charge stored on the body as the value of the body voltage in one particular state of Figure 1 , the reference state, which we choose to be state 2 for the nFET and state 1 for the pFET. With the reference body voltage as a \state-independent" way of representing the charge trapped on the body, we proceed to characterize each state i in Figure 1 by two values of this reference voltage, V zero i and V forward i , shown in Table 1 
